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ABSTRACT 
 
 
 
Automatic Tuning for Linearly Tunable Filters.  
(May 2004) 
Sung-Ling Huang, B.S., Tatung Institute of Technology, Taiwan; 
M.S., Tatung Institute of Technology, Taiwan 
Chair of Advisory Committee: Dr. Aydin I. Karsilayan 
 
 
 
A new tuning scheme for linearly tunable high-Q filters is proposed. The tuning method 
is based on using the phase information for both frequency and Q factor tuning. There is 
no need to find out the relationship between a filter’s passband magnitude and Q. A gm-
C biquadratic filter is designed to demonstrate the proposed tuning circuitry. The project 
includes a phase locked loop (PLL) based frequency tuning loop, reference clock 
generator, and differential difference amplifier (DDA) for dealing with frequency and Q 
factor tuning loop and linearly tunable second order gm-C bandpass filter. Simulation 
results for a 10 MHz prototype filter using AMI 0.5µm process is presented. The chip 
testing results show that the automatic frequency tuning error is 2.5% for the 10 MHz 
case.  
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CHAPTER I 
INTRODUCTION 
1. INTRODUCTION 
Filters are designed to pass a specific frequency band in the frequency domain while 
rejecting other frequencies [1]. Based on the passband and stopband frequency 
specifications, filters can be classified as lowpass, highpass, bandpass, and bandstop. 
Integrated continuous time filters have many applications in many areas such as video 
range systems and RF communications. High frequency and high quality factor (Q) 
filters [2-5] are widespread throughout the design of RF communication circuits [6]. In 
integrated circuit filter design, manufacturing process variation and parasitics limit the 
filter’s accuracy. For obtaining the desired center frequency and Q of an integrated filter, 
automatic tuning system is needed. 
          Continuous time filters can be implemented using several techniques. The basic 
fundamental structure is based on passive elements where resistors, inductors, and 
capacitors are designed to realize a specific transfer function. Although integrated 
inductors can be used to design in high frequency applications, the parasitic series 
resistor can decrease the Q of the filter. Another implementing method is using gyrators 
[7] to emulate the inductor. Active RC filters are built using resistors, capacitors, and 
operational amplifier. The operating frequency of such filters is low and the RC 
variation causes the filter’s parameters to drift. MOSFET-C filters are specific types of 
active RC filters where resistors are replaced by MOSFETs working in the triode region. 
__________________ 
. The journal model is IEEE Journal of Solid-State Circuits
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Switched-Capacitor filters have accurate response at relatively low frequency. 
Operational transconductance amplifier-capacior (OTA-C) filters are other choices to 
implement continuous time filters [8]. 
         OTA-C filters are good candidates for high frequency (from a few MHz to several 
hundreds of MHz) operation. OTA-C filters are constructed by OTAs and capacitors. 
They are very suitable for a high frequency signal processing application, but due to the 
process variation and parasitic effects, that can cause the filter’s parameters to be 
incorrect. 
        In general second order OTA-C filter design, gyrator in designing biquad can 
implement integrated inductors. The biquad is the second order filter structure and 
higher order filters can be built by cascading it. The biquad’s center frequency and Q are 
two important characteristics. The two parameter errors are caused by process variation 
and parasitics. To compensate the biquad’s parameter errors generated by such factors, 
automatic tuning circuits are needed. The tuning system adjusts the biquad’s parameters 
to the desired value. 
        In this research, we propose a new tuning scheme for second order high Q filters. 
The scheme uses the phase information for both center frequency and Q tuning. This 
tuning method does not need to find out the relationship between the filter’s passband 
magnitude and its Q value. Most Q tuning schemes assume a certain relationship 
between the filter’s quality factor and its passband gain. This assumption relies on 
matching of the filter’s transconductances and capacitors, including the additional 
parasitic. This may limit the accuracy of tuning in the presence of dominant or large 
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parasitics. But it needs linearly tunable OTAs and filters. To get the wide tuning range, 
we designed a linearly tunable filter and proposed a new tuning method to tune the filter. 
 
1.1 Organization of Thesis 
In the following part of this thesis, many topics will be discussed. In Chapter II, the 
existing linear OTAs will be covered for giving basic knowledge to understand linear 
OTAs and their tuning ideas. The circuit structure of linearly tunable OTA will be 
investigated and explored. The second order biquad linearly tunable filter will be 
addressed. Through Chapter III, most existing filter tuning methods will be addressed. 
The master-slave tuning scheme for both frequency and Q tuning will be investigated. 
The proposed new tuning method will be explained and its implementing circuit 
structures will be provided. Simulation and experiment results of the tested chip will be 
covered in Chapter IV. Chapter V summarizes this research work and gives some future 
directions of this research. 
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CHAPTER II 
LINEARLY TUNABLE OTA AND FILTER DESIGN 
2. FREQUENCY SYNTHESIZER FOR WIRELESS APPLICATIONS 
2.1 OTA’s Application and Circuit Implementation 
Operational transconductor amplifier (OTA) is the basic element used in building OTA-
C filters. OTAs are especially used in filters and instrumentation amplifiers with high 
cut-off or corner frequencies. Furthermore, they can be used in switching current mode 
analog-to-digital converters (ADCs) and hard-disk drive circuits. 
 
2.1.1 Single Ended OTA 
The OTA has attracted a great deal of attention as a fundamental building block in 
analog continuous time circuits. In Figure 2.1, a simple CMOS OTA is composed of a 
self-biasing MOSFET differential stage with active load. Transistor M1 and M2 form a 
matched transistor pair with equal W/L ratios. Transistor M3 and M4 also have equal 
W/L ratios as well. All current levels are determined by current source IB, half of which 
flows through M1 and M3, the other half flowing through M2 and M4. In low frequency 
operating range, the transconductance of the OTA is given by Gm=gm1=gm2, which is 
given by 
 
 
1)(2 L
WIkG Bnm =  (2-1)
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(W/L)1 is the aspect ratio of input transistors; kn is the transconductor parameter for an 
NMOS. Current IB in equation (2-1) is the total supply current, which is twice the current 
through one transistor M1 or M2. 
 
M2
M4
C
vin2
Vdd
iout
vout
M1
M3
vin1
IB
Vss  
 
Figure 2.1.Configuration of Simple CMOS OTA 
 
2.2 Linear OTAs and Circuit Structures 
If the input transistors are working in the saturation region [9], MOS transistor’s square 
law is usually exploited in such a way that linearization is achieved [10, 11]. If the 
transistors are working in the triode region, it is to obtail linear voltage-current (V-I) 
relationship [12, 13].which leads to transconductors with high linearity and a wide 
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tuning range. In this thesis, a special type of filter is designed where the center frequency 
is a linear function of its control voltage. This design requires a linearly tunable 
transconductor. Many linear OTAs have been reported in the past [14-18]. According to 
the general classification of OTAs by these references, linear OTAs can be 
approximately classified in four categories: Tunable Biased Source-Coupled Input Pair, 
Cross-Coupled Differential Pair, Differential Pair with Input Common Mode Signal and 
Regulated Cascode Input Differential Pair. 
 
2.2.1 Tunable Biased Source-Coupled Input Pair 
The tunable biased source-coupled input pairs’ circuit structure can be shown in Figure 
2.2. When Is is fixed, the transconductance has no linear relation between the input 
voltage and output current. The output differential current can be shown as 
 
Vcm-Vd/2 Vcm+Vd/2
I1 I2
M1 M2
Is=Idc+(cVd2)
Vss  
Figure 2.2 Principle of Tunable Biased Source-Couple Input Pair 
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2
21 2
12 d
s
ds VI
KVKIIII −=−=∆  (2-2)
 
 
 d
dc
ddc VI
CKKVII
2
212 −−=∆  (2-3)
 
       The output differential signal can be linearized if the current source satisfies 
 
 
 
2
ddcs CVII +=  (2-4)
 
       The input transistor pair M1, M2 are adaptively biased by setting C=K/2. The 
detailed circuit structure is shown in Figure 2.3. The circuit consists of two unbalanced 
differential pairs (M3 to M6). The output is taken as the sum of the drain currents in the 
two smaller transistors M3 and M6. The percentage error of the output differential current 
[15] is expressed by 
 
 
 
dm
dm
Vg
VgI −∆=ε  (2-5)
 
      In this circuit structure, input common mode voltage Vcm does not change the 
linearity error significantly. 
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Vref
AIdc
M11
Vcm-Vd/2 Vcm+Vd/21:n n:1
(n+1)Idc AIdc (n+1)Idc
I1 I2
M1 M2
M3
M5 M4
M6
M8 M9 M10
M7
Vdd
Vss VssVss  
 
Figure 2.3. Implementation of an Adaptively Biased Source-Couple Pair 
 
2.2.2 Cross-Coupled Differential Pair 
Many circuit designers use the cross-coupled differential pair [14,15] shown in Figure 
2.4. All transistors have the same dimensions and operate in saturation region. The 
output transistor’s differential current is proportional to the input differential voltage Vd 
and its tail current control voltage Vs. The transconductance can be affected by the 
changed threshold voltage ∆Vt . The output differential current can be written as 
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 dts VVVL
WIII )(21 ∆+=−=∆ β  (2-6)
  
when the differential voltage satisfies 
 
 
 
ttsCMd VVVVV ∆−−−≤ 2  (2-7)
 
            In Figure 2.4, a stable current source which is controlled by Vs will get a good 
common mode rejection ratio (CMRR) [14]. 
 
I1
I2
Vcm+Vd/2Vcm-Vd/2
Vs
Vss
M1 M2 M3 M4
Vss Vss
 
 
Figure 2.4 Principle of a Cross-Coupled Differential Pair OTA 
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2.2.3 Differential Pair with Stable Common Mode Signal 
In this circuit structure [17] as shown in Figure 2.5, the input voltage Vd with a variable 
common mode range is to the input of two identical transistors M1 and M2 as a fixed 
common mode voltage. 
 
Vd
Input OTA Load OTA
Vd2
I1 I2
Vss
M1
M2
I1-I2 Iout
Vss  
 
Figure 2.5 Differential Pair with Stabilized Input Common Mode Signal 
 
         The output current can be shown as  
 
 
 
dtGSout VVVI )(2 −= β  (2-8) 
 
         In this structure, the first order input-output characteristic is linear; however, 
mobility reduction and channel length modulation decrease the linearity. 
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2.2.4 Regulated Cascode Differential Pair 
Contrary to the circuits mentioned above, the input transistors M1, M2 in Figure 2.6 are 
working in the triode region [16,18]. The control voltage Vs can be adjusted to make the 
input transistors work in the triode region. The drain voltage is constant due to amplifiers 
A1, A2 and the cascode transistors M3, M4. The input-output characteristics are linear and 
can be expressed by 
 
Vs
M1 M2
Vcm-Vd/2 Vcm+Vd/2
M3 M4
I1 I2
A1 A2
Vss Vss  
Figure 2.6 Regulated Cascode Differential Pair  
 
 
 dsVVL
WI β=∆  (2-9) 
 
        The input common-mode range is limited by the fact the input transistors should 
stay in the triode region. The linearity is influenced by the mobility reduction, which 
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also changes the transconductance stability. If the gain of the cascode stage is high 
enough, the mismatch between the drain-source voltage and Vs can be neglected.  
 
2.2.5 Linear OTAs’ Structure Comparison 
 
Table 2-1 Comparison of Four Different Linear OTA Structures 
Linear OTA Structure Linearity  Sensitivity to Vcm variation 
Tunable Biased Source-
Coupled Input Pair 
Medium Low 
Cross-Coupled Differential 
Pair 
High High 
Stabilized Input Common 
Mode Signal 
Medium Very Low 
Regulated Cascode 
Differential Pair 
Very High High 
 
From the four studied linear transconductor structures shown in Table 2-1, we choose 
the regulated cascade differential pair structure to design the linearly tunable OTA.  
 
2.3. Linearly Tunable OTA 
OTA can be carried out with a double or a single ended output. We design fully 
differential OTA according to be having symmetric internal signal paths. Fully 
differential OTA will reduce second order harmonic distortion. 
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2.3.1 Input Transistors with Constant Vds
Drain current of a transistor biased in the triode region can be expressed by  
 
 
 ( ) ⎥⎥⎦
⎤
⎢⎢⎣
⎡ −−⎟⎠
⎞⎜⎝
⎛=
2
2
ds
dstnGSoxnD
VVVV
L
WCi µ  (2-10) 
 
           Fully differential circuit structures can be used to cancel even-order harmonics. 
The OTA schematic is shown in Figure 2.7. M1 and M2 are working in the triode region 
and their drain-source voltages are set equal to Vc through the use of M3, M4, and the 
two extra amplifiers A1 and A2. The differential input signal Vi is applied to the gate of 
M1, and M2, and is superimposed on a constant common-mode voltage Vcm. The drain 
current of Q1 can be shown as 
 
 
 ⎥⎥⎦
⎤
⎢⎢⎣
⎡ −⎟⎠
⎞⎜⎝
⎛ −+⎟⎠
⎞⎜⎝
⎛=
22
2
1
1
ds
dstncm
i
oxnD
VVVVV
L
WCi µ  (2-11) 
 
          Current io1 is the difference between iD1 and I1, which is expressed as  
 
 
 ⎥⎥⎦
⎤
⎢⎢⎣
⎡ −−⎟⎠
⎞⎜⎝
⎛=
2
)(
2
1
1
ds
dstncmoxn
VVVV
L
WCI µ  (2-12) 
 
 
 ds
i
oxnDo V
V
L
WCIii ⎟⎠
⎞⎜⎝
⎛⎟⎠
⎞⎜⎝
⎛=−=
21
111 µ  (2-13) 
 
           This results in 
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 dsoxnm VL
WCG
1
⎟⎠
⎞⎜⎝
⎛= µ  (2-14) 
 
        This formula shows that the transconductance is linearly proportional to M1 drain-
source voltage.  
 
Vdd
I1 I2
Vc Vc
Vcm Vcm
Vi/2 -Vi/2
M1 M2
M3 M4
io1 io2
Vds
Vss
iD1 iD2
A1 A2
Vss Vss Vss
Vdd
 
 
Figure 2.7 Regulated Cascode OTA Schematic 
 
 
 
 
 15
2.3.2 Transconductor Design 
The schematic of the transconductor is shown in Figure 2.8. Differential input signal is 
applied to M1A and M1B, which work in the triode region, whereas remaining transistors 
work in the saturation region. 
 
IA IA
Vin-Vin+
Vtune
Vtune Vtune
KIA(K-0.5)IA (K-0.5)IA
M1A M1B
M2A M3A M3B M2B
M4A
M4B
VB1
M6A M6B
Iout+ Iout-
Vss
M4C
M5A M5C M5B
Vdd
 
 
Figure 2.8 Transconductor Schematic 
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         The input transistors M1A, and M1B are working in the triode region. The amplifier 
feedback loops are composed of M2A, M4A, M6A, M2B, M4B ,and M6B. Transistors M2A, 
M3A, M3B and M2B are biased with wide-swing current sources, which are IA, KIA, and 
(K-0.5) IA, where K>1. Assuming these transistors are matched, tail current IA can be 
equally separated between M2A and M3A (M2B and M3B). Under this condition, these 
transistors have identical VGS voltage. As a result, tuning voltage Vtune is copied to the 
drain of M1A (M1B) and the current flowing in M4A (M4B) is (K-1) IA. Feedback loop 
amplifiers also enlarge the output impedance and isolate the output nodes from the input 
transistors’ low impedance drain nodes. Owing to VGS drop voltage is not stacked 
between the power sources; this structure is also suited for low voltage design. The 
relationship between drain current and input voltage [19] can be expressed as 
 
 
 ]2
)[(
1
1
tunethintuneoxnds V
pVVVC
L
WI −−= µ  (2-15) 
 
where P=
⎟⎟
⎟
⎠
⎞
⎜⎜
⎜
⎝
⎛
+
+=⎟⎟⎠
⎞
⎜⎜⎝
⎛
∂
∂+
2
1
)2(2
11
BSF
BS
th
V
V
V
φ
γ  and oxsubsi CNq /2 εγ =  is called body 
effect coefficient,  is the source-bulk potential difference [20], and BSV Fφ  is the work 
function. Input voltage Vin is the applied ac signal  added to a common-mode voltage 
V
inv
cm. The differential mode transconductance can be expressed by 
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 tuneoxn
in
out
BmAmm VCL
W
V
Iggg µ
1
1
11 =∂
∂===  
 
(2-16) 
 
        In this circuit structure, the output resistance seen from the drain of M6A (M6B) can 
be expressed by 
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6
5
2 1
dsds
m
ds
m
out gg
g
g
gr ≅  
 
(2-17) 
 
where gdsi is the conductance of the transistor i. If we keep M2A in saturation, the voltage 
VB1 should satisfy the following requirement 
 
 
 
AdsatththtuneBcompIAdsatth VVVVVVVV A 442144 +++≤≤++  
 
(2-18) 
 
AcompI
V  is the compliance voltage of current source IA and Vdsat4A is the drain source 
saturation voltage of M4A. 
 
2.3.3 Transconductor Frequency Response 
The feedback loop built in the transconductor should be checked its stability. The 
frequency response can be analyzed by using the half circuit of this transconductor. 
Figure 2.9 shows half circuit of the transconductor. 
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CL
Io
C4
M6
C1
Vin M1
C2
C5 M4
VB1
M2
M3
C3
C7
IA
C6
Vtune
(K-0.5)IA
(K-0.5)IA
Vdd
 KIA
Vdd
Vdd
Vss Vss Vss Vss  
Figure 2.9 Transconductor Half Circuit 
 
        The analysis is based on the small signal first order behavior where the feedback 
loop gain can be expressed as 62 / dsmv ggA ≅ . The transition frequency is 
. The non-dominant pole is . The non-dominant pole 
can be pushed far away from the transition frequency by reducing C
)/( 6542 CCCgmt ++=ω 34 / Cgm
3 or increasing the 
current factor K. Assuming the non-dominant pole is pushed far away from the transition 
frequency, a simple analysis shows that the dominant pole is 
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Lout
L
ds
m
ds
m
ds
CrC
g
g
g
g
g
p 1
1
1
6
6
5
2
1
1 −=−=  
 
(2-19) 
 
       The dominant pole and non-dominant pole are all in the left hand plane (LHP) so 
that the transconductor can be guaranteed stable. The large gate to drain capacitance C1 
in the input transistor causes the zero in lower frequency range. Reducing input 
transistor length will push the zero into higher frequency and increasing IA will reduce 
the integrator phase error. 
 
2.3.4 Adaptive-Bias Common Mode Feedback Loop  
There are two general methods to design CMFB circuits: the continuous time approach 
and the switched-capacitor approach. In switched-capacitor CMFB design, this kind of 
structure can introduce some glitches. Therefore, we design CMFB circuit using 
continuous time approach. When designing CMFB circuits, consideration should be 
given to stability. If CMFB is not well designed, its common mode signal can cause 
circuits to become unstable. Although many transconductors designed with CMFB 
circuit claimed to meet the stability and high linearity requirements [21], the dependence 
of the processed signal common mode voltage on their tuning mechanism may severely 
degrade the filter performance. Several published circuit structures basically intended to 
reduce common mode voltage fluctuation in balanced amplifiers [22-24]. These 
amplifiers are chosen to stabilize common mode voltage when the transconductor is in 
the tuning process. We use an adaptive-biased CMFB circuit [25] to cancel the 
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deviations of the common mode voltage during transconductor tuning through sending 
adaptive current to the transconductor load. Common mode voltage should be fixed 
when the circuit is in the tuning process. The signal swing will be limited when the 
common mode voltage is changing. Using the adaptive bias CMFB circuit can keep the 
common mode voltage stable. The block diagram of the adaptive-biasd CMFB is shown 
in Figure 2.10. 
I I
Vout- Vout+
Vin+ Vin-
Vtune
Iout+ Iout-
Active
load
gm
CMFB
Vagnd
Ibias
Iload
 
 
Figure 2.10. The Block Diagram of Adaptive-Biased CMFB 
 
            As shown in Figure 2.10, the OTA consists of a transconductor, active load and 
CMFB. Detailed circuit implementation is shown in Figure 2.11. The CMFB loop 
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amplifies the voltage difference between )(
2
1
outout VV −+ +  and  and delivers the 
adaptive current  
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Vdd
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Figure 2.11 Common Mode Feedback Circuit of the OTA 
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Io to keep where Vagndcm VV = cm is the common mode voltage of the OTA shown in 
Figure 2.7. The CMFB circuit is composed of an error amplifier (M1-M4) with tail 
current , where B is the current division ratio. Transistors (MBII oBias /= 5-M8) provide 
the bias current. P-type current sources (M9-M16) are the load of the error amplifier (M1-
M4). Vcasn and Vcasp are adjusted to minimize the voltage compliance to . The 
objective of reducing tail current ratio from I
dsatV2
o to  is to decrease power 
consumption of the current-mirror devices. The ratio B is limited by the minimum 
required unit-gain frequency of the CMFB circuit. If we define  and  as the 
transconductor open loop and close loop (connected with CMFB) gain and  as 
the CMFB loop gain, we can get   
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        In general, differential mode gain is expressed by and we get common mode 
rejection ratio (CMRR) equals to  
DMA
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        Common mode loop gain can be increased to improve the common mode rejection 
ratio. However, if the common mode loop gain is less than expected, it will introduce 
higher distortion [26]. 
 
2.3.5 Large-Signal Distortion 
The input transistor pairs working in the triode region shows improvement of linear 
range compared to the circuit structures mentioned in Table 2-1. However, second order 
effects still need to be investigated in order to improve linearity. For instance, mobility-
dependence on channel vertical-field is  
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where noµ  is the low-field mobility and θ is a process parameter. If we only take the first 
term in Taylor’s expression, the transconductor large-signal output current can be 
expressed by 
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influenced by mobility, active load, and nonlinear parasitic capacitances [27]. In 
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adaptive bias CMFB design, common mode output voltage with a differential input 
 can be shown as [26] 
oV
sV
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where  is caused by the MOSFET nonlinear characteristic, SDMV 23α SDMV2α  is the 
mismatch term caused by common mode sensing circuit and SCMV1α  is the output 
common mode voltage. Increasing common mode loop gain will reduce 3α  and increase 
linearity. In Figure 2.11, common loop gain can be expressed by  
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where   is the transconductator output resistance, which is proportional to 
transistors’ channel length modulation. The high value of  can be attained by 
increasing 
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of input transistors M1 to M4 of Figure 2.11. Second and third 
harmonic distortions induced by nonlinear device in the CMFB loop are shown as 
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         If Vi=1, is a constant and can usually be considered as unity. If  is large 
enough, the total harmonic distortion (THD) can be reduced. 
rK gainCML
  
2.3.6 Adaptive Bias Current Generator 
The adaptive bias circuit structure is shown in Figure 2.12. This circuit stabilizes the 
common mode voltage while gm is being changed. Adaptive bias generator also 
increases the common mode loop gain and CMRR.  
 
2.3.7 Noise Analysis 
From Table 2-1, we can see that the regulated cascode transconductor has better linearity 
in deep triode region. But its low drain voltage will degrade the noise characteristics. 
Half circuit of the transconductor is being analyzed. 
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Figure 2.12 Adaptive Bias Current Generator 
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         The half circuit of this transconductor is shown in Figure 2.13. The overall 
transconductance is shown as 
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where  is the overall conductance at the output node. The thermal noise power 
spectral density (PSD) of a single transistor referred to the drain can be defined by 
5og
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where  is the thermal noise conductance, which is proportional to the source 
transconductance 
NG
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         The device noise parameter η depends on bias condition [28]. The thermal noise 
conductance  evaluated at the output of transconductor in Figure 2.13 is derived by NG
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        The excess noise factor ( Γ ) of the overall transconductor can be obtained by 
dividing (2-31) with 11 msgη  
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where  is the sloping factor of the transistor M1n 1 which is biased in triode region. 1η  is 
approximately equal to 1. Other transistors except M1 are biased in strong inversion. 
Equation (2-32) is further becomed to  
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Figure 2.13 Regulated Cascode Half Circuit 
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2.4 Linearly Tunable Filter Design 
Based on the OTA described in the previous section, a second order gm-C filter is built 
as shown in Figure 2.14. Positive and negative conductance cells (gm2 and gm5, 
respectively) are added to control the Q factor of the filter. Because the gm cells are 
linearly controllable, the filter’s center frequency and Q factor will also be linearly 
tunable. 
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Figure 2.14 gm-C Filter Structure Composed of Linearly Controllable gm Cells 
 
          Transfer function of the bandpass filter in Figure 2.14 can be found as 
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        The center frequency (ω0) and Q can be found  
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        The filter gain at ω0 is equal to  
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        From equations (2-43) and (2-44), the filter gain and Q factor can be tuned linearly 
and independently. The filter gain at center frequency (ω0) can be varied while keeping 
Q constant. The center frequency can be adjusted by changing gm3, 4 and C1, 2 in Figure 
2.14. If all the gm cells and capacitances are equal, then the gain of this biquad is equal to 
its Q value. This assumption will no longer hold when the parasitic capacitances and 
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mismatch exist. In order to get the accurate frequency response, automatic frequency and 
Q factor tuning circuits are required.  
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CHAPTER III 
PROPOSED TUNING METHOD FOR LINEARLY TUNABLE FILTER 
 
3.1 Existing Tuning Methods 
3.1.1 Pre-Tuning Method 
Pre-tuning technique [29, 30] tunes the filter before processing the main signal. During 
the specific tuning time, control signals are stored in an EPROM and tuning circuits are 
removed. The filter itself acts as a tuned circuit, which has the advantage of not using 
extra circuits to match the filter. The shortcoming is the necessity of the on-chip 
EPROM with some analog-to-digital and digital-to-analog converter circuits occupying 
large chip areas. If the environment conditions change during the signal processing 
period, the filter cannot be tuned again. 
 
3.1.2 Burst Tuning Method 
This tuning method [31] is similar to pre-tuning scheme and is composed of two time 
periods: one is the tuning time period and the other is the processing time period. The 
circuit itself is switched between two periods. The advantage is that there is no need to 
have another filter so matching problems are avoided. The disadvantage is faced when 
the signal is being processed; the circuit performance will be affected by tuning. The 
burst tuning technique provides periodic tuning. 
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3.2. Master-Slave Scheme 
In this method [32, 33], the master filter is tuned using an external reference source and 
the generated tuning signal is applied to both the master and the slave filters. The master 
filter is matched to the slave filter such that the master filter models the slave filter’s 
circuit characteristics [19]. The drawback of this circuit structure is that any mismatch 
between master and slave filters results in tuning errors. However, the advantage of this 
structure is that it allows continuous signal processing and tuning. Figure 3.1 shows the 
block diagram of the master-slave technique. 
          The master filter and an exact copy of it (slave filter) occupy double chip areas. 
Tuning of cascaded biquad filters use only one master block to adjust all the biquads. 
 
Master
SlaveInput Output
Reference
Q
Tuning
Frequency
Tuning
 
 
Figure 3.1. Master-Slave Tuning Scheme 
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3.2.1 Frequency Tuning 
There are several different tuning schemes to tune the center frequency and quality 
factor. Several center frequency-tuning methods are used such as Phase Locked Loop 
using Voltage Control Filter [34], Phase Locked Loop using Voltage Controlled 
Oscillator [35], Direct Sample Tuning [14] ,and Charge Detection [15]. 
 
1. PLL Tuning Methods with Voltage Controlled Filter 
The basic idea of this frequency tuning method [34] is using Phased Locked Loop (PLL) 
with a second-order voltage-controlled filter (VCF) to tune the center frequency. The 
general block diagram is shown in Figure 3.2. 
 
VCF phasedetector LPF
reference
signal
 
 
Figure 3.2 Phase Locked Loop with Voltage-Controlled Filter (VCF) 
 
        In Figure 3.2, the reference signal with a specific frequency is applied to the voltage 
controlled filter (VCF), if the lowpass output is used, then the reference signal and the 
output has phase difference. The PLL loop can track the two signals’ phase 
difference until a phase difference is attained. The phase detector can be either an 
090
090
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analog multiplier or an XOR gate. When the two signals have phase difference, the 
output of the phase detector will have zero time average. However, if an XOR gate is 
used as a phase detector, both the reference signal and the filter output should pass 
through comparator in order to get digital waveform. Under this condition, the offset of 
the comparator will cause frequency-tuning error. Approximate calculation results [22] 
show that when the offset error is in the phase detector, the tuning error will be 
around 1%. 
090
02
 
2. Tuning Methods with Voltage Controlled Oscillator 
PLL frequency tuning with voltage controlled oscillator (VCO) can be shown in Figure 
3.3. The phase detector compares the reference frequency with output signal frequency 
of the VCO. This method [35] is not affected by phase offset of the detector. However, 
implementation of VCO [36] causes matching problems to the filter to be tuned. VCO is 
designed by the same biquadratic filter in positive feedback configuration.  
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Phase
detector
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clock Vcontrol
 
 
Figure 3.3 Phase Locked Loop with Voltage-Controlled Oscillator 
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3. Direct Sample Tuning 
This method uses the master-slave tuning technique. The MOSFET-C filter acts as the 
slave filter and the tuning scheme adjusts the time constant of one integrator rather than 
the entire filter, which reduces the chip area [14]. The tuning circuit can be shown in 
Figure 3.4 
 
Vin+
Vin-
CK2
CK2
CK1
CK1
MOS
RESISTOR
CK3
CK3
CH Cs
gm
CI
CI
Vo
 
Figure 3.4 Direct Sample Tuning Technique 
 
          The whole tuning process can be divided into three stages: CK1, CK2, and CK3 time 
periods. In the CK1 period, the charge on the integration capacitor CI is cleared and Vo is 
zero. In the CK2 timing phase, differential voltage charges the integration capacitor and 
causes the ramp voltage shown on Vo. In the last period of CK3, the charge stored on CI is 
transferred to CH and the error charges are stored on Cs. When steady state is reached, 
the error between the differential voltage Vo and the voltage stored on CH is zero. The 
major tuning error is caused by the operational amplifier (opamp) in the integrator [37]. 
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4. Charge Detection 
This tuning scheme [15] uses two nonlinked control loops.These loops are operated at a 
lower frequency than the filter’s center frequency.The basic idea of this tuning scheme is 
shown below. 
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Figure 3.5 Charge Detection Tuning Diagram 
 
         In Figure 3.5, Ck1 and Ck2 are two non-overlapping clocks with period T and the 
charge transferring equation can be shown as [15] 
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 40
         The tuning loop will reach steady state and the steady-state equation is shown as  
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         The time constant 
mg
C1 can be expressed by current mirror ratio N and the period of 
the clock signal. If the current mirror ratio is accurate, accurate tuning can be achieved.  
 
3.2.2 Q factor Tuning 
There are many techniques to tune the quality factor of the filter such as Magnitude 
Locked loop [16], Impulse response [15], and Adaptive tuning [17].  
 
1. Magnitude Locked Loop 
This Q tuning method assumes that the filter’s gain is equal to its Q value [16]. The 
transfer function of a second order bandpass filter can be shown as 
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         When s= , the magnitude of the transfer function is equal to Q. In this tuning 
scheme, the assumption is that filter passband gain equals to its Q value. This 
assumption will not be exactly true because of parasitics. 
0ωj
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2. Impulse Response 
In the impulse response method [15] the reference signal is applied to the filter and the 
output waveform’s envelop is for tuning. Another first order reference filter is needed as 
the reference, which is a switched capacitor circuit and provides very accurate response. 
The block diagram is shown in Figure 3.6. The first order filter is implemented using 
switched capacitor topology and the step response is shown as 
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       The first order filter’s center frequency is lower than the biquad’s center frequency. 
The tuning loop matches 
Q2
2ω to 1ω , where ω1 is the first order filter’s center frequency 
and ω2 is the biquad’s center frequency. Shortcoming is that the envelop detector is hard 
to implement and will give large Q tuning errors. 
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Figure 3.6 Impulse Response Q-Tuning Block Diagram 
 
3. Adaptive Tuning 
This method is based on LMS (least mean square) algorithm [38] where the tuning 
circuit adjusts the output of the master filter to desired value by minimizing mean-square 
error. The tuning block diagram is shown in Figure 3.7 
 
Master
Filter
X1(t)
Xn(t)
y(t)
d(t)
e(t)
g1(t)
gn(t)
w1(t)
wn(t)  
Figure 3.7 Adaptive Tuning Scheme 
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         From Figure 3.7, the tuning equation can be shown as  
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where 
dt
tdW
tW i
)(
)( =•  is the gradient of tuning signal, d (t) is the desired output and y(t) 
is filter output, and gi(t) is the gradient of tuning direction. e(t) in Figure 3.7 is the error 
signal. When the gradient of the tuning signal becomes zero, the tuning process reaches 
steady state. 
 
3.3 Proposed Tuning Method 
In a typical frequency-locked-loop (FLL) tuning system, a reference signal at the desired 
center frequency ( oω ) is applied to the filter input, and the phase difference between the 
input and the bandpass output is detected using a phase detector. The phase difference is 
equal to zero when the frequency control loop becomes stable. The proposed tuning 
method is based on this fact.  
          The general second order bandpass filter transfer function can be expressed as 
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          The phase response can be found as  
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          The input frequency is set to Rωω = . When the output phase is locked 
to  , the center frequency is tuned to045)( −=Rωφ Lωω =0 , given by 
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          Similarly, when the phase difference is locked to , the center frequency 045 oω will 
be tuned to Hω  given by  
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           If the filter has its center frequency ( 0ω ) as a linear function of its control voltage, 
i.e., CVG00 =ω , then the control voltage corresponding to the tuned center frequency Lω  
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will be 0/ GV LL ω= . Similarly, 0/ GV HH ω=  will be the control voltage for the tuned 
center frequency Hω . The average voltage of and can be calculated as LV HV
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         The difference between and can be found as  LV HV
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         If Q >>1, the equations 3-12 and 3-13 can be simplified to  
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         Once and are detected, the average value  gives the tuning voltage to set 
the center frequency to 
LV HV FV
Rω . When the tuning loop is stable, ( ) is equal to 
 where is the desired quality factor.  
LH VV −
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3.4 Implementation of the proposed tuning scheme 
In order to detect the control voltages and , phase difference of the filter should be 
tuned to and , respectively. We choose the charge pump phase locked loop 
(PLL) structure to implement this phase difference detection, where the delay of the 
reference input of the phase detector shown in Figure 3.8 should be set either to 
and  in alternative cycles. Figure 3.9 shows the entire tuning system. 
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Figure 3.8 Block Diagram of The Complete Tuning System 
 
         The reference signal at Rω  with zero phase is applied to the master bandpass filter. 
Using the multiplexer (MUX), one of the inputs of the phase detector becomes either 
or delayed reference clock, which changes the steady-state phase difference 
between the filter input and the output. The period is set by the CLK signal. The phase 
045 045−
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detector, as shown in Figure 3.9, generates UP and DN signals to be used by the charge 
pump circuit, which is shown in Figure 3.10. After filtering out the high-frequency 
component, the control voltage  is fed back to the frequency control voltage of the 
master filter. During alternate cycles, set by CLK in the MUX,  converges to 
and . These two voltages are separated into two DC signals by using the level 
detection circuit as shown in Figure 3.11. The tuning circuit generates the appropriate 
tuning voltage and  for the slave filter in which the actual signal is processed. The 
circuit block diagram is shown in Figure 3.12. The averaging operation is performed 
using a single differential difference amplifier (DDA) [39] [40]. 
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Figure 3.9 Phase Detector Circuit 
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Figure 3.10 Charge – Pump Circuit 
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Figure 3.11 Level Detection Circuit 
 
        Applying  and  to two non-inverting terminals of the DDA1 and forming a 
negative feedback from both inverting terminals to the output, the output voltage can 
be obtained as , which is the desired frequency tuning voltage, as in 
equation (2-6), so  can be directly applied to the slave filter in order to tune its pole 
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frequency to Rω . To tune the Q factor, the difference LH VV − is compared with  
by means of DDA2 in Figure 3.12. 
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Figure 3.12 Tuning circuit 
 
         The desired Q value is set by 
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          At the end of each cycle set by CLK, Q tuning voltage is updated by 
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         At steady state, )/( LHFd VVVQ −= is achieved. 
 
3.5 Detailed Circuit Implementation 
3.5.1 Phase Difference Generation Circuit 
In this tuning system, two reference signals at the center frequency of the filter are used 
[41]. One references phase difference with respect to the filter input and the other 
one has phase difference. In Figure 3.13, the clock generation circuit provides 
eight output signals: Q
045
045−
1, Q2, Q3, Q4 with , , , and phase 
differences ,respectively, and corresponding waveform Q
045 045− 0135 0135−
1B, Q2B, Q3B, and Q4B. In Figure 
3.14, a high-speed inverter is used to generate for creating Ck. The reason for using a 
high-speed inverter is to reduce the signal propagation delay between Ck and Ckb. 
 
3.5.2 Differential Difference Amplifier (DDA) 
Differential difference amplifier (DDA) is an important circuit block [40] that has many 
applications such as switched capacitor circuits, common mode detection and continuous 
time filters. In the Q tuning circuit, the loop needs to calculate reference control voltage 
of the filter’s center frequency and its bandwidth. A detailed DDA circuit diagram is 
shown in Figure 3.14. The input output relation of the DDA is shown as 
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where A is the gain of the DDA. 
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Figure 3.13 Reference Clock Generation Circuit 
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Figure 3.14 Differential Difference Circuit 
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CHAPTER IV 
SIMULATION AND MEASUREMENT RESULTS 
 
4.1 Simulation Results for Open Loop Tuning 
Figure 4.1 shows the transconductance of the OTA as a function of control voltage Vtune, 
where the linear dependence is verified.  
 
 
Figure 4.1. Transconductance Linearly Tunable by Control Voltage 
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Figure 4.2 Filter Magnitude for Several Gain and Constant Q=20 
 
Figure 4.2 shows that the filter gain can be varied linearly with constant Q=20.  
 
4.2 Simulation Results for Close Loop Tuning 
Figure 4.3 shows that V is equal to QF )( LHd VV −  at steady state, which sets the quality 
factor, given in equation 3-15, to the desired value, Q . Figure 4.4 shows the waveforms 
of V , V , and V .  
d
FM L H
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Figure 4.3 Tuning voltages of the center frequency and bandwidth 
 
 
 
Figure 4.4 Master BPF Frequency Control Voltage  with the DC Levels  and  FMV LV HV
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4.3 Layout and Related Photograph 
The layout of the circuit is designed using AMI 0.5µm technology provided by MOSIS. 
Chip layout is shown in Figure 4.5. 
 
 
Figure 4.5 The Layout of the Chip with AMI 0.5µm Technology 
 
         Including the padframe, layout size is 2.3mm by 2.3mm. The number of pins is 40 
and the package is DIP40. The clock generating circuit is laid out with symmetry to 
improve matching. The filter’s differential pairs are designed using ‘interdigitation’ and 
‘common centroid’ layout techniques and some dummy transistors are added to improve 
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accuracy. Large current biasing transistor width is used to reduce the mismatch effect. 
The output signal is connected to buffers to reduce loading effects.  
 
4.4 Experimental Results 
4.4.1. Experimental Setup 
A printed circuit board is designed for testing the filter and the tuning system. The whole 
test board is shown in Figure 4.6. Transformers are used to convert differential ended 
signals into single-ended signals and vice verse. Transformer impedance ratio is 1:4 and 
its 3dB bandwidth range is from 1 to 600 MHz. DC blocking is implemented by 47nF 
capacitors. Resistors and variable resistors are used for controlling DC bias voltage and 
currents. In Figure 4.6, there are two input ports for the filter. These two ports are 
connected to the transformer. There are also two input ports for 80 MHz and 100 KHz 
reference clocks. These references are used for tuning purposes. The two inputs 
switch_freq_control and switch_Q_control are used to switch between manual or 
automatic tuning modes. The whole PCB picture is shown in Figure 4.7. The chip 
photograph is shown in Figure 4.8. 
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Figure 4.6 Testing Setup for the Filter and Tuning Scheme 
 
 
 
Figure 4.7 Picture of PCB 
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Figure 4.8 Photograph of Chip 
 
4.4.2 Experimental Results 
Figure 4.9 shows the spectrum of the filter output, the center frequency is 10 MHz and Q 
is 140. 
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Figure 4.9 Filter Spectrum Analysis with Center Frequency 10 MHz and Q is 140 
 
          Figure 4.10 shows manual tuning of the frequency range from 9 MHz to 11 MHz 
and Q is kept around 40. Figure 4.11 shows different Q values from 18 to 140 and the 
center frequency varies from 9.63 MHz to 10.12 MHz. 
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Figure 4.10 Frequency Tuning from 9 MHz to 11 MHz 
 
Q Tuning 
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Figure 4.11 Q Tuning from 18 to 140 
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Frequency control voltage waveforms are recorded in the oscilloscope and use this 
voltage to show the referenced center frequency. Figures 4.12 and 4.13 show the tuning 
voltages of center frequency and Q. The automatic frequency tuning errors are shown in 
Table 4.1. 
 
 
Figure 4.12 Frequency Tuning Voltage 
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Figure 4.13 Q Tuning Voltage  
 
Table 4.1 Frequency Tuning Errors with Automatic Tuning 
Clock input 
frequency 
Tuning voltage 
(detected) 
Center frequency 
(MHz) 
Frequency tuning 
error 
80(MHz) 0.4403(V) 9.72 2.50% 
96(MHz) 0.513(V) 11.34 2.67% 
72(MHz) 0.421(V) 9.26 2.54% 
64(MHz) 0.378(V) 8.16 2.38% 
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CHAPTER V 
CONCLUSION 
 
Most Q factor tuning schemes assume a certain relationship between the quality factor 
and the filter’s passband gain. This assumption relies on matching of transconductances 
and capacitors, including the additional parasitics. This may limit the accuracy of tuning 
in the presence of dominant or large parasitics. 
       A new tuning scheme is proposed. The method uses the phase information and a 
reference signal at a single frequency. The filter does not need to have the relationship 
between the filter's gain and its Q, but it needs the linearly tunable filter [42]. The 
proposed new tuning method has the advantage of just using single frequency to tune 
both center frequency and Q of the filter. The tested results show that the automatic 
frequency tuning errors are 2.5% for a 10 MHz references.  
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